Performance Optimization of Synchronous Circuits
|
Retiming Level-Clocked Circuits: Efficient
algorithms for retiming circuits that use level-sensitive latches
to improve performance, reduce cost, and increase tolerance to
clock skew.
Architectural Retiming: Methods for improving
the performance of synchronous circuits that have latency or
feedback contraints.
|